EPM3032ATI44-10N

EPM3032ATI44-10N, TQFP44, a member of the Programmable Logic Device Family, –0.5 to 4.6 V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $5.00~60.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $5.00~60.00

PartNumber:: EPM3032ATI44-10N

Brand:: Altera Corporation - ALTR | Pack: QFP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Jack's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-10-09

From Other Seller

Part Number:EPM3032ATI44-10N
US $5.00 - 60.00
EKZE250ELL152MK25S

US $0.10 - 1.00 / Piece
(0) Remove
MOC3063

US $0.32 - 1.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM3032ATI44-10N is a member of the Programmable Logic Device Family. It is a low–cost, high–performance device based on the Altera MAX architecture.

Parametrics

EPM3032ATI44-10N absolute maximum ratings: (1)VCC Supply voltage With respect to ground: –0.5 to 4.6 V; (2)VI DC input voltage: –2.0 to 5.75 V; (3)IOUT DC output current, per pin: –25 to 25 mA; (4)TSTG Storage temperature No bias: –65 to 150℃; (5)TA Ambient temperature Under bias: –65 to 135℃; (6)TJ Junction temperature PQFP and TQFP packages, under bias: 135℃.

Features

EPM3032ATI44-10N features: (1)High - performance, low.cost CMOS EEPROM - based programmable logic devices (PLDs) built on a MAX architecture; (2)3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability - ISP circuitry compliant with IEEE Std. 1532; (3)Built - in boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990; (4)High–density PLDs ranging from 600 to 10,000 usable gates; (5)4.5–ns pin–to–pin logic delays with counter frequencies of up to 227.3 MHz; (6)Hot–socketing support; (7)Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance.